![]() Real PCBs use bypass/decoupling capacitors to ensure power and signal integrity, which also affects the impedance of a PDN. A real PDN has some impedance due to parasitics in the board. Thanks to parasitics in your board, a PDN is only purely resistive when powered with a DC voltage. Some of the parasitic effects in any PDN can be accounted for at the schematic level, giving you a baseline for further analyzing your PDN. The goal in a PDN topology simulation verifies that your PDN design provides a flat target impedance over a broad range of frequencies. Parasitics in your layout will affect the behavior of a real PDN. Some fundamental power integrity problems can be averted with some simple, yet important design considerations, and these design choices can be validated directly from your schematic.Ī real PDN topology simulation shouldn’t be confined to examining circuit behavior in a schematic. Signal integrity problems and power integrity are intimately related subjects one can influence the other thanks to the deeply interconnected nature of any PCB. Power integrity used to be an afterthought in PCB design until TTL logic families started causing signal integrity problems in many boards. These capacitors are fundamental in any PDN topology simulation ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |